網頁 貼吧 文章 作者 工作  
網頁搜尋
 
 愛PO吧 >> 正妹百人斬部落格 >> 瀏覽文章
回覆 加入我的最愛 與好友分享

Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)

本被文章 0 次, 共有回覆 0  
0
 
0
PTC軟體




Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)






Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)





[pre]
≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡
≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡≡
Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)
^^^^^^^^^^^^^^^^^^^^^^^^ 2008年03月最新版!

For WIN 9x/WIN ME/WIN NT/WIN 2000/WIN XP/WIN 2003
原版光碟!!!絕對超值!!
2008.03.30 全新〞光榮 〞上市
-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
本站網址:[b]http://xyz66.com[/B]

Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)

相關網址:
http://www.altera.com/products/software/products/dsp/dsp-builder.html

安裝序號:

破解說明:
1. Check SHooters Dir Readme.txt

中文化說明:

內容說明:
DSP Builder

DSP Builder是一個數字信號處理(DSP)開發工具,它提供了Quartus? II軟體
MATLAB/Simulink工具之間的介面。

DSP Builder用戶指南
DSP Builder參考手冊
下載DSP Builder

2.1.3版本的新特性
●根據Quartus II Verilog輸入文件(.vo)產生一個用於仿真的Verilog HDL測試激勵

●支援Quartus II軟體版本3.0
●新的模組:
桶型移位寄存器(算術庫)
比特級的積之和運算(算術庫)
FIFO(存儲庫)
Flip Flop(門級庫)
存儲延時(存儲庫)
NOT(門級庫)
園(總線處理庫)
飽和(總線處理庫)
●新的鎖相環(PLL)選項,用於選擇PLL的輸出時鐘在內部使用還是輸出到管腳上
●子系統生成塊,用於引入Verilog HDL文件(.v)到一個黑盒子的子系統

特性
●用於連接Mathwork的MATLAB(信號處理工具箱和濾波器設計工具箱),Simulink環境
和Altera? 的Quartus II設計軟體環境。
●支援Altera 的DSP核,這些核均可以從Altera的網站上下載(例如:FIR Compiler、
Reed-Solomon Compiler等等)
●支援多種Altera 的器件:
Stratix? GX器件
Cyclone? 器件
Stratix器件
APEX? II器件
APEX 20KE器件
APEX 20KC器件
Mercury?器件
ACEX? 1K器件
FLEX? 10K器件
FLEX 6000器件
●可以利用Altera的DSP開發板來快速的實現設計的原型
●支援MATLAB 版本6.5/Simulink 5.0 (MathWorks Release 13)
●支援SignalTap? II邏輯分析儀(一種嵌入式的信號分析儀,它可以探測到DSP開發板
上Altera器件內部的信號,並把數據引入到MATLAB的工作區以便於進行可視化的分析)

●包括了用戶可以創建的定制的邏輯,用於配合SOPC Builder和Nios?嵌入式處理器設計

●包括了PLL塊,用於多時鐘設計
●包括了狀態機塊
●針對DSP系統的算法和實現,支援統一的表示方法
●根據MATLAB和Simulink的測試向量,可以自動生成VHDL測試激勵或Quartus II向量文
件(.vec)
●自動調用VHDL綜合器和Quartus II編譯器
●仿真可以設定為比特或週期精度
●提供多種的定點運算和邏輯操作,用於配合使用Simulink 軟體

一般性描述
在Altera的可編程器件(PLD)上進行DSP系統設計,同時需要支援高級的算法和硬體描
述語言(HDL)的開發工具。MathWorks的MATLAB和Simulink系統級的設計工具具備了算
法開發、仿真、驗證能力,Altera的DSP Builder將這些工具與Altera的開發工具組合在
一起,為用戶提供了一個完整的DSP開發平台。DSP Builder具備一個友好的開發環境,
它可以通過幫助設計師創建一個DSP設計的硬體表示來縮短DSP開發的週期。現有的
MATLAB的功能和Simulink塊與Altera的DSP Builder塊和Altera的知識產權(IP)
MegaCore?功能塊組合在一起,從而把系統級的設計和DSP算法的實現連接在一起。DSP
Builder允許系統、算法、和硬體設計去共享一個通用的開發平台。

設計師可以使用DSP Builder中的塊來為Simulink中的系統模型創建一個硬體。DSP
Builder中包含了按位和按週期精確的Simulink塊,這些塊覆蓋了最基本的操作例如運算
和存貯功能。在DSP Builder模型中,通過使用MageCore功能,複雜的功能也可以被集成
進來

Quartus?II software version 7.2 is the #1 design software in performance
and productivity for FPGA, CPLD, and structured ASIC designs. With the
advances in version 7.2, Quartus II software and Stratix?III FPGAs now
offer a 2 speed-grade advantage and 3x faster compile times when compared
to competing high-end, 65-nm FPGAs. In addition, version 7.2 introduces the
first 64-bit Windows Vista support from an FPGA vendor.

In version 7.2, Quartus II software continues to be the only software from
an FPGA vendor to offer multiprocessor support (for example, Intel Core
2 Duo and AMD Athlon 64 x2) to take advantage of today dual-core and
quad-core computers.

Download New Quartus II v7.2 Software

2 Speed-Grade Advantage and 3x Faster Compile Times
With precision focus on improving performance and productivity, Quartus II
software version 7.2 delivers unparalleled performance for high-end FPGAs
and continues to lead the industry in compile times. New in version 7.2
are further optimized place-and-route algorithms extending Stratix III
FPGA performance advantage from 1 speed grade to 2 speed grades compared
to version 7.1. In addition, by parallelizing more Quartus II algorithms
compared to the previous version, version 7.2 is able to improve compile
times by up-to 30 percent compared to single-processor computers.

First 64-bit Windows Vista Support from an FPGA Vendor

Quartus II software continues to offer the broadest operating system (OS)
support to meet the needs of your design environments. With Quartus II
version 6.1, Altera was the first to introduce 64-bit Windows support with
Windows Professional XP x64. 64-bit Windows Vista support expands Altera
64-bit Window OS support. The expanded 64-bit Windows Vista support allows
you to utilize nearly unlimited computer memory to meet the needs of
high-density designs.

Additional Enhancements
Live I/O Checking Featuredd real-time pin-out validation for faster
verification of pin placement and assignments. Expanded SOPC Builderew
automatic insertion of adapters make finishing your Avalon?streaming
designs quicker and easier. Also, the revamped component editor includes
a faster GUI for adding your custom components and support for Avalon
streaming. New State Machine Diagram Entry new graphical state machine
design-entry tool to accelerate your design entry. SignalTap?II
Enhancementsmproved trigger condition settings to capture data based
on a sequential set of events and allow for faster chip debug. In
addition, SignalTap II offers enhanced segmented acquisition for better
use of the memory buffer and easier hardware verification.
TimeQuest Timing Analyzerew clock-as-data feature lets you analyze timing
when clock signals are used as data, a feature not available in most
timing analysis tools. TimeQuest new waveform viewer also enables you
to visualize timing relationships for faster timing closure.
Simplified Linux Download new unified download and installation for
Quartus II Subscription Edition on the Linux operating system supports
faster software upgrades.
Buy Software Onlinehe #1 design software in performance and productivity
is now available for purchase on Altera eStore.
Quartus II Software Goes Greentarting with version 7.2, Altera will no
longer automatically ship physical software upgrade boxes to customers.
The software is available to download via www.altera.com. The shift to
greener delivery of Quartus II software is expected to save thousands
of trees and significantly reduce the carbon footprint.
Device Support

Stratix III FPGAsdds first Programmer Object File (.pof) support for
Stratix III EP3SL150 device. Cyclone?III FPGAsdds .pof for Cyclone
III EP3C10 and EP3C55 devices. Adds industrial ordering codes for Cyclone
III FPGAs. Free Online Training Series
Free Quartus II Software Online Trainingake advantage of this series
of online training sessions that teach you about the latest Quartus II
software features. Topics include an introduction to the Quartus II
software, power analysis, command-line operation and Tcl scripting,
timing analysis, and more.

Visit the Quartus II Web Edition Software Feature Comparison for a
detailed comparison between the Quartus II Subscription Edition
software and the Quartus II Web Edition software.

more info under http://www.altera.com/


XYZ STUDIO 強力推薦!!!一定讓你值回票價,保證錯不了。
-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=






-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=


[/pre]



Altera QUARTUS II DSP Builder v7.2 SP2 英文正式版(數字信號處理(DSP)開發工具)

逛上一篇:   逛下一篇:

作者: aloipqbsrb
  (2010-06-12 13:50)
推薦文章: 將本文章推薦到【百度收藏】 將本文章推薦到【YouPush】 將本文章推薦到【udn共享書籤】 將本文章推薦到【Fiigo】書籤

 本文章共有回覆 0 篇,分 1 頁
 聲明:以上內容不代表本站立場,且內容由網友發表提供,若有爭議或違法由發表者承擔,本站將不負責連帶責任,謝謝。

 IPoBar  愛PK  愛遊戲  愛online
新手教學 客服中心 站務公告 交換連結 合作提案 關於我們
 
版權所有©ipobar Ltd., All Rights Reserved.
論壇內會員言論僅代表個人觀點,不代表本站同意其說法,本討論區不承擔由該言論所引起的法律責任